DataSheetWiki


AD9262 fiches techniques PDF

Analog Devices - 30 MSPS to 160 MSPS Dual Continuous Time Sigma-Delta ADC

Numéro de référence AD9262
Description 30 MSPS to 160 MSPS Dual Continuous Time Sigma-Delta ADC
Fabricant Analog Devices 
Logo Analog Devices 





1 Page

No Preview Available !





AD9262 fiche technique
16-Bit, 2.5 MHz/5 MHz/10 MHz, 30 MSPS to
160 MSPS Dual Continuous Time Sigma-Delta ADC
AD9262
FEATURES
SNR: 83 dB (85 dBFS) to 10 MHz input
SFDR: −87 dBc to 10 MHz input
Noise figure: 15 dB
Input impedance: 1 kΩ
Power: 600 mW
1.8 V analog supply operation
1.8 V to 3.3 V output supply
Selectable bandwidth
2.5 MHz/5 MHz/10 MHz real
5 MHz/10 MHz/20 MHz complex
Output data rate: 30 MSPS to 160 MSPS
Integrated dc and quadrature correction
Integrated decimation filters
Integrated sample rate converter
On-chip PLL clock multiplier
On-chip voltage reference
Offset binary, Gray code, or twos complement data format
Serial control interface (SPI)
APPLICATIONS
Baseband quadrature receivers: CDMA2000, W-CDMA,
multicarrier GSM/EDGE, 802.16x, and LTE
Quadrature sampling instrumentation
Medical equipment
Radio detection and ranging (RADAR)
GENERAL DESCRIPTION
The AD9262 is a dual channel, 16-bit analog-to-digital conver-
ter (ADC) based on a continuous time (CT) sigma-delta (Σ-Δ)
architecture that achieves −87 dBc of dynamic range over a
10 MHz input bandwidth. The integrated features and characteris-
tics unique to the continuous time Σ-Δ architecture significantly
simplify its use and minimize the need for external components.
The AD9262 has a resistive input impedance that relaxes the
requirements of the driver amplifier. In addition, a 32× oversam-
pled fifth-order continuous time loop filter significantly attenuates
out-of-band signals and aliases, reducing the need for external
filters at the input.
An external clock input or the integrated integer-N PLL provides
the 640 MHz internal clock needed for the oversampled conti-
nuous time Σ-Δ modulator. On-chip decimation filters and sample
rate converters reduce the modulator data rate from 640 MSPS to a
user-defined output data rate between 30 MSPS and 160 MSPS,
enabling a more efficient and direct interface.
FUNCTIONAL BLOCK DIAGRAM
AVDD
DRVDD
VIN+A
VIN–A
VREF
CFILT
CT Σ-Δ
MODULATOR
LOW-PASS
DECIMATION
FILTER
SAMPLE
RATE
CONVERTER
DC
CORRECT
CMOS
BUFFER
AD9262
QUADRATURE
ERROR
ESTIMATE
GAIN
ADJ
PHASE
ADJ
ORA
D15A
D0A
DCO
VIN–B
VIN+B
CT Σ-Δ
MODULATOR
LOW-PASS
SAMPLE
DECIMATION
RATE
FILTER
CONVERTER
DC
CORRECT
CMOS
BUFFER
D15B
D0B
CLK+
CLK–
PHASE-
LOCKED
LOOP
SERIAL
INTERFACE
ORB
AGND SDIO SCLK CSB DGND
Figure 1
The AD9262 incorporates an integrated dc correction and
quadrature estimation block that corrects for gain and phase
mismatch between the two channels. This functional block
proves invaluable in complex signal processing applications
such as direct conversion receivers.
The digital output data is presented in offset binary, Gray code,
or twos complement format. A data clock output (DCO) is
provided to ensure proper timing with the receiving logic. The
AD9262 has the added feature of interleaving Channel A and
Channel B data onto one 16-bit bus, simplifying on-board routing.
The ADC is available in three different bandwidth options of
2.5 MHz, 5 MHz, and 10 MHz, and operates on a 1.8 V analog
supply and a 1.8 V to 3.3 V digital supply, consuming 600 mW.
The AD9262 is available in a 64-lead LFCSP and is specified
over the industrial temperature range (−40°C to +85°C).
PRODUCT HIGHLIGHTS
1. Continuous time Σ-Δ architecture efficiently achieves high
dynamic range and wide bandwidth.
2. Passive input structure reduces or eliminates the require-
ments for a driver amplifier.
3. An oversampling ratio of 32× and high order loop filter
provide excellent alias rejection reducing or eliminating the
need for antialiasing filters.
4. An integrated decimation filter, sample rate converter, PLL
clock multiplier, and voltage reference provide ease of use.
5. Integrated dc correction and quadrature error correction.
6. Operates from a single 1.8 V analog power supply and
1.8 V to 3.3 V output supply.
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2010 Analog Devices, Inc. All rights reserved.

PagesPages 30
Télécharger [ AD9262 ]


Fiche technique recommandé

No Description détaillée Fabricant
AD9260 High Speed Oversampling CMOS ADC Analog Devices
Analog Devices
AD9261 30 MSPS to 160 MSPS Continuous Time Sigma-Delta ADC Analog Devices
Analog Devices
AD9262 30 MSPS to 160 MSPS Dual Continuous Time Sigma-Delta ADC Analog Devices
Analog Devices
AD9265 1.8V Analog-to-Digital Converter Analog Devices
Analog Devices

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche