|
|
PDF AD9571 Data sheet ( Hoja de datos )
| Número de pieza | AD9571 | |
| Descripción | Ethernet Clock Generator | |
| Fabricantes | Analog Devices | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de AD9571 (archivo pdf) en la parte inferior de esta página. Total 21 Páginas | ||
|
No Preview Available !
Ethernet Clock Generator, 10 Clock Outputs
AD9571
FEATURES
Fully integrated VCO/PLL core
0.17 ps rms jitter from 1.875 MHz to 20 MHz at 156.25 MHz
0.41 ps rms jitter from 12 kHz to 20 MHz at 125 MHz
Input crystal or clock frequency of 25 MHz
Preset divide ratios for 156.25 MHz, 33.33 MHz,100 MHz, and
125 MHz
Choice of LVPECL or LVDS output format
Integrated loop filter
6 copies of reference clock output
Rates configured via strapping pins
Space saving 6 mm × 6 mm 40-lead LFCSP
0.48 W power dissipation (LVDS operation)
0.69 W power dissipation (LVPECL operation)
3.3 V operation
APPLICATIONS
Ethernet line cards, switches, and routers
SCSI, SATA, and PCI-express
PCI support included
Low jitter, low phase noise clock generation
REFCLK
FUNCTIONAL BLOCK DIAGRAM
REFSEL
CMOS
XTAL
OSC
6 × 25MHz
PFD/CP
3RD-ORDER
LPF
VCO
LVPECL OR
LVDS
1 × 156.25MHz
AD9571
CMOS
2 × 100MHz OR
125MHz
1 × 33.33MHz
FORCE_LOW
FREQSEL
Figure 1.
GENERAL DESCRIPTION
The AD9571 provides a multioutput clock generator function
comprising a dedicated PLL core that is optimized for Ethernet
line card applications. The integer-N PLL design is based on the
Analog Devices, Inc., proven portfolio of high performance, low
jitter frequency synthesizers to maximize network performance.
Other applications with demanding phase noise and jitter
requirements also benefit from this part.
The PLL section consists of a low noise phase frequency
detector (PFD), a precision charge pump (CP), a low phase
noise voltage controlled oscillator (VCO), and a preprogrammed
feedback divider and output divider. By connecting an external
crystal or reference clock to the REFCLK pin, frequencies up to
156.25 MHz can be locked to the input reference.
Each output divider and feedback divider ratio is prepro-
grammed for the required output rates. No external loop filter
components are required, thus conserving valuable design time
and board space.
The AD9571 is available in a 40-lead 6 mm × 6 mm lead frame
chip scale package and can be operated from a single 3.3 V
supply. The operating temperature range is −40°C to +85°C.
OPTIONAL
CX-4 PHY
XAUI
48 + 2 SWITCH/MAC
CPU
ISLAND
6 × 25MHz
2 × 125MHz
1 × 156.25MHz
1 × 33.33MHz
AD9571
2 × OCTAL
GbE PHY
2 × OCTAL
GbE PHY
2 × OCTAL 2 × OCTAL
GbE PHY GbE PHY
Figure 2. Typical Application
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityisassumedbyAnalogDevices for its use,norforanyinfringements ofpatents or other
rightsofthirdpartiesthat mayresult fromitsuse.Specificationssubjecttochangewithoutnotice. No
license isgranted by implication or otherwise under anypatent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2009 Analog Devices, Inc. All rights reserved.
1 page  
AD9571
Parameter
PLL Noise (125 MHz LVPECL Output)
@ 1 kHz
@ 10 kHz
@ 100 kHz
@ 1 MHz
@ 10 MHz
@ 30 MHz
PLL Noise (100 MHz LVPECL Output)
@ 1 kHz
@ 10 kHz
@ 100 kHz
@ 1 MHz
@ 10 MHz
@ 30 MHz
Phase Noise (33.33 MHz CMOS Output)
@ 1 kHz
@ 10 kHz
@ 100 kHz
@ 1 MHz
@ 5 MHz
Phase Noise (25 MHz CMOS Output)
@ 1 kHz
@ 10 kHz
@ 100 kHz
@ 1 MHz
@ 5 MHz
Spurious Content1
PLL Figures of Merit
Min
Typ
Max Unit
Test Conditions/Comments
−121
−127
−128
−148
−152
−153
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
33.33 MHz output disabled
33.33 MHz output disabled
33.33 MHz output disabled
33.33 MHz output disabled
33.33 MHz output disabled
33.33 MHz output disabled
−115
−121
−128
−148
−150
−150
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
33.33 MHz output disabled
33.33 MHz output disabled
33.33 MHz output disabled
33.33 MHz output disabled
33.33 MHz output disabled
33.33 MHz output disabled
−131
−138
−139
−151
−152
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
−133
−143
−147
−148
−148
−70
−217.5
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc
dBc/Hz
Dominant amplitude with all outputs active
1 When the 33.33 MHz, 100 MHz, and 125 MHz clocks are enabled simultaneously, a worst-case −50 dBc spurious content may be presented on Pin 21 and Pin 22 only.
LVDS CLOCK OUTPUT JITTER
Typical (typ) is given for VS = 3.3 V, TA = 25°C, unless otherwise noted.
Table 2.
Jitter Integration
Bandwidth (Typ)
12 kHz to 20 MHz
100 MHz
0.50
1.875 MHz to 20 MHz
200 kHz to 10 MHz
0.30
125 MHz1,
33.33 MHz = Off/On
0.41/0.77
156.25 MHz
0.41
Unit
ps rms
0.17 ps rms
0.24/0.66
ps rms
Test Conditions/Comments
LVDS output frequency combinations
are 1 × 156.25 MHz, 1 × 100 MHz, 1 ×
125 MHz, 1 × 33.33 MHz
LVDS output frequency combinations
are 1 × 156.25 MHz, 1 × 100 MHz, 1 ×
125 MHz, 1 × 33.33 MHz
LVDS output frequency combinations
are 1 × 156.25 MHz, 1 × 100 MHz, 1 ×
125 MHz, 1 × 33.33 MHz
1 The typical 125 MHz rms jitter data collected from the differential pair of Pin 21 and Pin 22, unless otherwise noted.
Rev. 0 | Page 4 of 20
5 Page 
AD9571
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
GND 1
VS 2
25M 3
25M 4
VS 5
XO 6
XO 7
REFCLK 8
REFSEL 9
GND 10
PIN 1
INDICATOR
AD9571
TOP VIEW
(Not to Scale)
LVPECL/
LVDS
30 25M
29 25M
28 VS
27 FREQSEL
26 VS
25 VS
24 VS
23 33M
22 100M/125M
21 100M/125M
NOTES
1. * = SHORT TO PIN 36.
2. ** = SHORT TO PIN 14.
3. NOTE THAT THE EXPOSED PADDLE ON THIS PACKAGE IS AN ELECTRICAL
CONNECTION AS WELL AS A THERMAL ENHANCEMENT. FOR THE DEVICE TO
FUNCTION PROPERLY, THE PADDLE MUST BE ATTACHED TO GROUND (GND).
Figure 6. Pin Configuration
Table 13. Pin Function Descriptions1
Pin No.
Mnemonic
2 VS
3, 4, 29, 30, 31, 32 25M
5 VS
6, 7 XO
8 REFCLK
9 REFSEL
11 VS
1, 10, 34
GND
14, 36
BYPASS2, BYPASS1
15 VS
16 VS
17 156M
18 156M
19, 21
100M/125M
20, 22
100M/125M
23 33M
24 VS
25 VS
26 VS
27 FREQSEL
28 VS
Description
Power Supply Connection for the 25M CMOS Buffer.
CMOS 25 MHz Output.
Power Supply Connection for the Crystal Oscillator.
External 25 MHz Crystal.
25 MHz Reference Clock Input. Tie low when not in use.
Logic Input. Used to select the reference source.
Power Supply Connection for the GbE PLL.
Ground Pins. The external paddle must be attached to GND.
These pins are for bypassing each LDO to ground with a 220 nF capacitor.
Power Supply Connection for the GbE VCO.
Power Supply Connection for the 156M LVDS Output Buffer and Output Dividers.
LVPECL/LVDS Output at 156.25 MHz.
Complementary LVPECL/LVDS Output at 156.25 MHz.
LVPECL/LVDS Output at 100 MHz or 125 MHz. Selected by FREQSEL pin strapping.
Complementary LVPECL/LVDS Output at 100 MHz or 125 MHz.
CMOS 33.33 MHz Output.
Power Supply Connection for the 33M CMOS Output Buffer and Output Dividers.
Power Supply Connection for the 100M/125M LVDS Output Buffer and Output Dividers.
Power Supply Connection for the GbE PLL Feedback Divider.
Logic Input. Used to configure output drivers.
Power Supply Connection for the FC PLL Feedback Divider.
Rev. 0 | Page 10 of 20
11 Page | ||
| Páginas | Total 21 Páginas | |
| PDF Descargar | [ Datasheet AD9571.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| AD9571 | Ethernet Clock Generator | Analog Devices |
| AD9572 | Fiber Channel/Ethernet Clock Generator IC | Analog Devices |
| AD9573 | PCI-Express Clock Generator IC | Analog Devices |
| AD9574 | Ethernet/Gigabit Ethernet Clock Generator | Analog Devices |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |