DataSheetWiki


CD4006BMS fiches techniques PDF

Intersil Corporation - CMOS 18-Stage Static Register

Numéro de référence CD4006BMS
Description CMOS 18-Stage Static Register
Fabricant Intersil Corporation 
Logo Intersil Corporation 





1 Page

No Preview Available !





CD4006BMS fiche technique
October 1987
Revised January 1999
CD4007C
Dual Complementary Pair Plus Inverter
General Description
The CD4007C consists of three complementary pairs of N-
and P-channel enhancement mode MOS transistors suit-
able for series/shunt applications. All inputs are protected
from static discharge by diode clamps to VDD and VSS.
For proper operation the voltages at all pins must be con-
strained to be between VSS 0.3V and VDD + 0.3V at all
times.
Features
s Wide supply voltage range: 3.0V to 15V
s High noise immunity: 0.45 VCC (typ.)
Ordering Code:
Order Number Package Number
Package Description
CD4007CM
M14A
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow
CD4007CN
N14A
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS–001, 0.300” Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Pin Assignments for DIP and SOIC
Note: All P-channel substrates are connected to VDD and all N-channel substrates are connected to VSS.
Top View
© 1999 Fairchild Semiconductor Corporation DS005943.prf
www.fairchildsemi.com

PagesPages 5
Télécharger [ CD4006BMS ]


Fiche technique recommandé

No Description détaillée Fabricant
CD4006BM 18-Stage Static Shift Register National Semiconductor
National Semiconductor
CD4006BMS CMOS 18-Stage Static Register Intersil Corporation
Intersil Corporation

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche