|
|
PDF 74LVC2G00-Q100 Data sheet ( Hoja de datos )
| Número de pieza | 74LVC2G00-Q100 | |
| Descripción | Dual 2-input NAND gate | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 74LVC2G00-Q100 (archivo pdf) en la parte inferior de esta página. Total 12 Páginas | ||
|
No Preview Available !
74LVC2G00-Q100
Dual 2-input NAND gate
Rev. 1 — 3 September 2015
Product data sheet
1. General description
The 74LVC2G00-Q100 provides a 2-input NAND gate function.
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these
devices as translators in a mixed 3.3 V and 5 V environment.
This device is fully specified for partial power-down applications using IOFF. The IOFF
circuitry disables the output, preventing the damaging backflow current through the device
when it is powered down.
This product has been qualified to the Automotive Electronics Council (AEC) standard
Q100 (Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from 40 C to +85 C and from 40 C to +125 C
Wide supply voltage range from 1.65 V to 5.5 V
5 V tolerant outputs for interfacing with 5 V logic
High noise immunity
24 mA output drive (VCC = 3.0 V)
CMOS low power consumption
Complies with JEDEC standard:
JESD8-7 (1.65 V to 1.95 V)
JESD8-5 (2.3 V to 2.7 V)
JESD8-B/JESD36 (2.7 V to 3.6 V)
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
Inputs accept voltages up to 5 V
ESD protection:
MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )
1 page  
NXP Semiconductors
74LVC2G00-Q100
Dual 2-input NAND gate
Table 7. Static characteristics …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Min Typ Max Unit
ICC supply current
ICC
additional supply current
CI input capacitance
Tamb = 40 C to +125 C
VIH HIGH-level input voltage
VI = 5.5 V or GND;
VCC = 1.65 V to 5.5 V; IO = 0 A
per pin; VI = VCC 0.6 V; IO = 0 A;
VCC = 2.3 V to 5.5 V
VCC = 1.65 V to 1.95 V
- 0.1
-5
- 2.5
0.65 VCC -
10 A
500 A
- pF
-V
VCC = 2.3 V to 2.7 V
1.7 -
-V
VCC = 2.7 V to 3.6 V
VCC = 4.5 V to 5.5 V
VIL LOW-level input voltage VCC = 1.65 V to 1.95 V
2.0
0.7 VCC
-
- -V
- -V
- 0.35 VCC V
VCC = 2.3 V to 2.7 V
- - 0.7 V
VCC = 2.7 V to 3.6 V
VCC = 4.5 V to 5.5 V
- - 0.8 V
- - 0.3 VCC V
VOH HIGH-level output voltage VI = VIH or VIL
IO = 100 A; VCC = 1.65 V to 5.5 V
IO = 4 mA; VCC = 1.65 V
IO = 8 mA; VCC = 2.3 V
IO = 12 mA; VCC = 2.7 V
IO = 24 mA; VCC = 3.0 V
IO = 32 mA; VCC = 4.5 V
VCC 0.1
0.95
1.7
1.9
2.0
3.4
-
-
-
-
-
-
-V
-V
-V
-V
-V
-V
VOL LOW-level output voltage VI = VIH or VIL
IO = 100 A; VCC = 1.65 V to 5.5 V
- - 0.1 V
IO = 4 mA; VCC = 1.65 V
IO = 8 mA; VCC = 2.3 V
- - 0.70 V
- - 0.45 V
IO = 12 mA; VCC = 2.7 V
- - 0.60 V
IO = 24 mA; VCC = 3.0 V
- - 0.80 V
II
IOFF
ICC
ICC
input leakage current
power-off leakage current
supply current
additional supply current
IO = 32 mA; VCC = 4.5 V
VI = 5.5 V or GND; VCC = 0 V to 5.5 V
VI or VO = 5.5 V; VCC = 0 V
VI = 5.5 V or GND;
VCC = 1.65 V to 5.5 V; IO = 0 A
per pin; VI = VCC 0.6 V; IO = 0 A;
VCC = 2.3 V to 5.5 V
- - 0.80 V
- - 20 A
- - 20 A
- - 40 A
- - 5000 A
[1] All typical values are measured at Tamb = 25 C.
74LVC2G00_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 3 September 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
5 of 12
5 Page 
NXP Semiconductors
74LVC2G00-Q100
Dual 2-input NAND gate
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
16.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
17. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: [email protected]
74LVC2G00_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 3 September 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
11 of 12
11 Page | ||
| Páginas | Total 12 Páginas | |
| PDF Descargar | [ Datasheet 74LVC2G00-Q100.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 74LVC2G00-Q100 | Dual 2-input NAND gate | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |