|
|
Numéro de référence | UT54ACS11 | ||
Description | Triple 3-Input AND Gates | ||
Fabricant | Aeroflex Circuit Technology | ||
Logo | |||
Standard Products
UT54ACS11/UT54ACTS11
Triple 3-Input AND Gates
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
1.2μ CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 14-pin DIP
- 14-lead flatpack
UT54ACS11 - SMD 5962-96522
UT54ACTS11 - SMD 5962-96523
DESCRIPTION
The UT54ACS11 and the UT54ACTS11 are triple three-input
AND gates. The circuits perform the Boolean functions
Y = A ⋅ B ⋅ C or Y = A + B + C in positive logic.
The devices are characterized over full military temperature
range of -55°C to +125°C.
FUNCTION TABLE
INPUTS
OUTPUT
ABCY
HHHH
LXXL
XLXL
XXL L
PINOUTS
14-Pin DIP
Top View
A1 1 14 VDD
B1 2 13 C1
A2 3 12 Y1
B2 4 11 C3
C2 5 10 B3
Y2 6
9 A3
VSS 7
8 Y3
14-Lead Flatpack
Top View
A1 1 14
B1 2 13
A2 3 12
B2 4 11
C2 5 10
Y2 6 9
VSS 7 8
LOGIC DIAGRAM
VDD
C1
Y1
C3
B3
A3
Y3
LOGIC SYMBOL
A1 (1)
B1 (2)
C1 (13)
A2 (3)
B2 (4)
C2 (5)
A3 (9)
B3 (10)
C3 (11)
&
(12) Y1
(6) Y2
(8) Y3
Note:
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and
IEC Publication 617-12.
1
A1
B1
C1
A2
B2
C2
A3
B3
C3
Y1
Y2
Y3
|
|||
Pages | Pages 9 | ||
Télécharger | [ UT54ACS11 ] |
No | Description détaillée | Fabricant |
UT54ACS10 | triple three-input NAND gates | ETC |
UT54ACS10 | Triple 3-Input NAND Gates | Aeroflex Circuit Technology |
UT54ACS109 | Radiation-Hardened Dual J-K Flip-Flops | Aeroflex Circuit Technology |
UT54ACS109E | Dual J-K Flip-Flops | Aeroflex Circuit Technology |
US18650VTC5A | Lithium-Ion Battery | Sony |
TSPC106 | PCI Bus Bridge Memory Controller | ATMEL |
TP9380 | NPN SILICON RF POWER TRANSISTOR | Advanced Semiconductor |
www.DataSheetWiki.com | 2020 | Contactez-nous | Recherche |