DataSheetWiki


HY57V161610ET-5I fiches techniques PDF

Hynix Semiconductor - 2 Banks x 512K x 16 Bit Synchronous DRAM

Numéro de référence HY57V161610ET-5I
Description 2 Banks x 512K x 16 Bit Synchronous DRAM
Fabricant Hynix Semiconductor 
Logo Hynix Semiconductor 





1 Page

No Preview Available !





HY57V161610ET-5I fiche technique
HY57V161610ET-I
2 Banks x 512K x 16 Bit Synchronous DRAM
DESCRIPTION
THE Hynix HY57V161610E is a 16,777,216-bits CMOS Synchronous DRAM, ideally suited for the main memory and graphic appli-
cations which require large memory density and high bandwidth. HY57V161610E is organized as 2banks of 524,288x16.
HY57V161610E is offering fully synchronous operation referenced to a positive edge clock. All inputs and outputs are synchronized
with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output
voltage levels are compatible with LVTTL.
Programmable options include the length of pipeline (Read latency of 1,2 or 3), the number of consecutive read or write cycles initi-
ated by a single control command (Burst length of 1,2,4,8 or full page), and the burst count sequence(sequential or interleave). A
burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a
new burst read or write command on any cycle. (This pipeline design is not restricted by a `2N` rule.)
FEATURES
• Single 3.0V to 3.6V power supply
• All device pins are compatible with LVTTL interface
• JEDEC standard 400mil 50pin TSOP-II with 0.8mm of pin
pitch
• All inputs and outputs referenced to positive edge of system
clock
• Data mask function by UDQM/LDQM
• Auto refresh and self refresh
• 4096 refresh cycles / 64ms
• Programmable Burst Length and Burst Type
- 1, 2, 4, 8 and Full Page for Sequence Burst
- 1, 2, 4 and 8 for Interleave Burst
• Programmable CAS Latency ; 1, 2, 3 Clocks
• Internal two banks operation
ORDERING INFORMATION
Part No.
Clock Frequency
HY57V161610ET-5I
HY57V161610ET-55I
HY57V161610ET-6I
HY57V161610ET-7I
HY57V161610ET-8I
HY57V161610ET-10I
HY57V161610ET-15I
200MHz
183MHz
166MHz
143MHz
125MHz
100MHz
66MHz
Note :
1. VDD(min) of HY57V161610ET-5I/55I is 3.15V
Organization
Interface
2Banks x 512Kbits x 16
LVTTL
Package
400mil
50pin TSOP II
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsibility for
use of circuits described. No patent licenses are implied
Rev. 0.1 / Nov. 2003
1

PagesPages 13
Télécharger [ HY57V161610ET-5I ]


Fiche technique recommandé

No Description détaillée Fabricant
HY57V161610ET-55I 2 Banks x 512K x 16 Bit Synchronous DRAM Hynix Semiconductor
Hynix Semiconductor
HY57V161610ET-5I 2 Banks x 512K x 16 Bit Synchronous DRAM Hynix Semiconductor
Hynix Semiconductor

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche