|
|
PDF CDP1826C Data sheet ( Hoja de datos )
| Número de pieza | CDP1826C | |
| Descripción | CMOS 64-Word x 8-Bit Static RAM | |
| Fabricantes | Intersil Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de CDP1826C (archivo pdf) en la parte inferior de esta página. Total 9 Páginas | ||
|
No Preview Available !
CDP1826C
March 1997
CMOS 64-Word x 8-Bit
Static RAM
Features
Description
• Ideal for Small, Low-Power RAM Memory Require-
ments in Microprocessor and Microcomputer Applica-
tions
• Interfaces with CDP1800-Series Microprocessors
Without Additional Address Decoding
• Daisy Chain Feature to Further Reduce External
Decoding Needs
• Multiple Chip-Select Inputs for Versatility
• Single Voltage Supply
• No Clock or Precharge Required.
Ordering Information
PACKAGE
PDIP
TEMP. RANGE
-40oC to +85oC
PKG.
PART NUMBER NO.
CDP1826CE
E22.4
Pinout
CDP1826C (PDIP)
TOP VIEW
BUS 0 1
BUS 1 2
BUS 2 3
BUS 3 4
BUS 4 5
BUS 5 6
BUS 6 7
BUS 7 8
CS1 9
CS2 10
VSS 11
22 VDD
21 A0
20 CS/A5
19 A1
18 A2
17 A3
16 A4
15 TPA
14 MRD
13 MWR
12 CEO
The CDP1826C is a general purpose, fully static, 64-word x
8-bit random-access memory, for use in CDP1800-series or
other microprocessor systems where minimum component
count and/or price performance and simplicity in use are
desirable.
The CDP1826C has 8 common data input and data-output
terminals with three-state capability for direct connection to a
standard bidirectional data bus. Two chip-select inputs - CS1
and CS2 - are provided to simplify memory-system expan-
sion. An additional select pin, CS/A5, is provided to enable
the CDP1826C to be selected directly from the CDP1800
multiplexed address bus without additional latching or
decoding. In an 1800 system, the CS/A5 pin can be tied to
any MA address line from the CDP1800 processor. A TPA
input is provided to latch the high-order bit of this address
line as a chip-select for the CDP1826C. If this CS/A5 input is
latched high, and if CS = 1 and CS2 = 0 at the appropriate
time in the memory cycle, the CDP1826C will be enabled for
writing or reading. In a non-1800 system, the TPA pin can be
tied high, and the CS/A5 pin can be used as a normal
address input.
The six input-address buffers are gated with the chip-select
function to reduce standby current when the device is dese-
lected, as well as to provide for a simplified power down
mode by reducing address buffer sensitivity to long fall times
from address drivers which are being powered down.
Two memory control signals, MRD and MWR, are provided
for reading from the writing to the CDP1826C. The logic is
designed so that MWR overrides MRD, allowing the chip to
be controlled from a single R/W.
A CHIP ENABLE OUTPUT is provided for daisy-chaining to
additional memories or I/O devices. This output is high
whenever the chip-select function selects the CDP1826C,
which deselects any other chip which has its CS input con-
nected to the CDP1826C CEO output. The connected chip is
selected when the CDP1826C is deselected and the MRD
input is low. Thus, the CEO is only active for a read cycle
and can be setup so that a CEO of another device can feed
the MRD of the CDP1826C, which in turn selects a third chip
in the daisy chain.
The CDP1826C has a recommended operating voltage of
4.5V to 5.5V and is supplied in 22 lead dual-in-line plastic
packages (E suffix). The CDP1826C is also available in chip
form (H suffix).
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
6-47
File Number 1311.2
1 page  
CDP1826C
1800 CLOCK
A5
TPA
MRD
CEO
BUS
VALID DATA
VALID DATA
RAM CYCLE
CS1 = 1, CS2 = 0
(RAM SELECTED)
ROM CYCLE
(RAM DESELECTED)
OPERATING MODES
FUNCTION
MRD
MWR CS1 • CS2 TPA
(NOTE 1)
CS/A5
CEO
CDP1800 Mode
Write
XO
I
II
Read
OI
I
II
Deselect
I
I
I
II
Deselect I X O X X
I
Deselect O X O X X O
Deselect I X
X
OI
Deselect O X
X
OO
Non-CDP1800 Mode
Write
XO
I
IXI
Read
OI
I
IXI
Deselect
I
I
I
IXI
Deselect I X
O
I
X
I
Deselect O X
O
I
XO
NOTE:
1. For CDP1800 Mode, refers to high order memory address bit level at time when TPA
place.
transition takes
FIGURE 3. CHIP ENABLE OUTPUT TIMING WAVEFORMS FOR CDP1800 BASED SYSTEMS
6-51
5 Page | ||
| Páginas | Total 9 Páginas | |
| PDF Descargar | [ Datasheet CDP1826C.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| CDP1826C | CMOS 64-Word x 8-Bit Static Random-Access Memory |  GE |
| CDP1826C | CMOS 64-Word x 8-Bit Static RAM | Intersil Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |