DataSheetWiki


VN4012 fiches techniques PDF

Supertex - N-Channel Enhancement-Mode Vertical DMOS FET

Numéro de référence VN4012
Description N-Channel Enhancement-Mode Vertical DMOS FET
Fabricant Supertex 
Logo Supertex 





1 Page

No Preview Available !





VN4012 fiche technique
Supertex inc.
VN4012
N-Channel Enhancement-Mode
Vertical DMOS FET
Features
Free from secondary breakdown
Low power drive requirement
Ease of paralleling
Low CISS and fast switching speeds
Excellent thermal stability
Integral source-drain diode
High input impedance and high gain
Applications
Motor controls
Converters
Amplifiers
Switches
Power supply circuits
Drivers (relays, hammers, solenoids, lamps, memories,
displays, bipolar transistors, etc.)
General Description
This enhancement-mode (normally-off) transistor utilizes
a vertical DMOS structure and Supertex’s well-proven,
silicon-gate manufacturing process. This combination
produces a device with the power handling capabilities
of bipolar transistors and the high input impedance and
positive temperature coefficient inherent in MOS devices.
Characteristic of all MOS structures, this device is free
from thermal runaway and thermally-induced secondary
breakdown.
Supertex’s vertical DMOS FETs are ideally suited to a
wide range of switching and amplifying applications where
very low threshold voltage, high breakdown voltage, high
input impedance, low input capacitance, and fast switching
speeds are desired.
Ordering Information
Part Number
Package Option
VN4012L-G
TO-92
VN4012L-G P002
Packing
1000/Bag
Product Summary
BVDSS/BVDGS
RDS(ON)
(max)
400V
12Ω
VGS(TH)
(max)
1.8V
IDSS
(min)
150mA
VN4012L-G P003
VN4012L-G P005
TO-92
2000/Reel
Pin Configuration
VN4012L-G P013
VN4012L-G P014
-G denotes a lead (Pb)-free / RoHS compliant package.
Contact factory for Wafer / Die availablity.
Devices in Wafer / Die form are lead (Pb)-free / RoHS compliant.
Absolute Maximum Ratings
SOURCE
DRAIN
Parameter
Value
Drain-to-source voltage
Drain-to-gate voltage
Gate-to-source voltage
BVDSS
BVDGS
±20V
Operating and storage temperature
-55OC to +150OC
Absolute Maximum Ratings are those values beyond which damage to the device may
occur. Functional operation under these conditions is not implied. Continuous operation
of the device at the absolute rating level may affect device reliability. All voltages are
referenced to device ground.
GATE
TO-92
Product Marking
Si VN YY = Year Sealed
4 0 1 2 L WW = Week Sealed
YYWW
= “Green” Packaging
Typical Thermal Resistance
Package
θja
TO-92
132OC/W
Package may or may not include the following marks: Si or
TO-92
Doc.# DSFP-VN4012
B082013
Supertex inc.
www.supertex.com

PagesPages 3
Télécharger [ VN4012 ]


Fiche technique recommandé

No Description détaillée Fabricant
VN4012 N-Channel Enhancement-Mode Vertical DMOS FET Supertex
Supertex
VN4012L N-Channel Enhancement-Mode Vertical DMOS FETs Supertex  Inc
Supertex Inc

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche