DataSheet.es    


PDF CLC522AMC Data sheet ( Hoja de datos )

Número de pieza CLC522AMC
Descripción Wideband Variable-Gain Amplifier
Fabricantes National Semiconductor 
Logotipo National Semiconductor Logotipo



Hay una vista previa y un enlace de descarga de CLC522AMC (archivo pdf) en la parte inferior de esta página.


Total 8 Páginas

No Preview Available ! CLC522AMC Hoja de datos, Descripción, Manual

N
CLC522
Wideband Variable-Gain Amplifier
June 1999
General Description
The CLC522 variable gain amplifier (VGA) is a dc-coupled, two-
quadrant multiplier with differential voltage inputs and a single-ended
voltage output. Two input buffers and an output operational amplifer
are integrated with the multiplier core to make the CLC522 a complete
VGA system that does not require external buffering.
The CLC522 provides the flexibility of externally setting the maximum
gain with only two external resistors. Greater than 40dB gain control
is easily achieved through a single high impedance voltage input. The
CLC522 provides a linear (in Volts per Volt) relationship between the
amplifier's gain and the gain-control input voltage.
The CLC522's maximum gain may be set anywhere over a nominal
range of 2V/V to 100V/V. The gain control input then provides
attenuation from the maximum setting. For example, set for a
maximum gain of 100V/V, the CLC522 will provide a 100V/V to 1V/V
gain control range by sweeping the gain control input voltage from +1
to -0.98V.
Set at a maximum gain of 10V/V, the CLC522 provides a 165MHz
signal channel bandwidth and a 165MHz gain control bandwidth. Gain
nonlinearity over a 40dB gain range is 0.5% and gain accuracy at
AVmax = 10V/V is typically ±0.3%.
Features
s 330MHz signal bandwidth: Avmax = 2
s 165MHz gain-control bandwidth
s 0.3° to 60MHz linear phase deviation
s 0.04% (-68dB) signal-channel non-linearity
s >40dB gain-adjustment range
s Differential or single-end voltage inputs
s Single-ended voltage output
Applications
s Variable attenuators
s Pulse amplitude equalizers
s HF modulators
s Automatic gain control & leveling loops
s Video production switching
s Differential line receivers
s Voltage controlled filters
Gain vs. Gain Control Voltage (Vg)
10
0
-1.1
Gain Control Voltage, Vg (Volts)
1.1
Typical Application
2nd Order Tuneable Bandpass Filter
Pinout
DIP & SOIC
© 1999 National Semiconductor Corporation
Printed in the U.S.A.
1
s
Vo
Vin
=

1
n
s2
+s
CRb
1+
CRb
k
C 2R y 2
k = 1.85 Rf , Q =
Rg
k Rb
Ry
,
ωo
=
k
CRy
http://www.national.com

1 page




CLC522AMC pdf
terms are specified in the Electrical Characteristics table
and are defined below and illustrated in Fig. 4.
GACCU : error of AVmax , expressed as ±dB.
GCNL : deviation from theoretical expressed as ±%.
Vghigh : voltage on Vg producing AVmax .
Vglow : voltage on Vg producing AVmin = 0V/V.
Vghigh , Vglow : error of Vghigh ,Vglow expresed as ±mV.
AV
AVmax
±GACCU
Fig. 2
Fig. 2 illustrates the resulting CLC522 bandwidths as a
function of the maximum and minimum input voltages
when Vout is held constant at 1Vpp.
Adjusting Offsets
Treating the offsets introduced by the input and output
stages of the CLC522 is easily accomplished with a two
step process. The offset voltage of the output stage is
treated by first applying -1.1Volts on Vg, which effectively
±GCNL
±Vglow
Vglow
AVmin
Fig. 4
±Vghigh
Vghigh
Vg
Combining these error terms with Eq. 2 gives the "gain
envelope" equation and is expressed in Eq. 7. From the
Electrical Characteristics table, the nominal endpoint
values of Vg are: Vghigh =+990mV and Vglow = -975mV.
±GACCU
( ( )) ( )AV
=
A
V
max

10 20
Vghigh ±
Vg Vglow ± ∆Vglow
Vghigh Vglow ± ∆Vglow
± 1Vg2
GCNL

Eq . 7
Fig. 3
isolates the input stage and multiplier core from the
output stage. As illustrated in Fig. 3, the trim pot located
at R14 on the CLC522 Evaluation Board should then be
adjusted in order to null the offset voltage seen at the
CLC522's output (pin 10). Once this is accomplished, the
offset errors introduced by the input stage and multiplier
core can then be treated. The second step requires the
absence of an input signal and matched source imped-
ances on the two input pins in order to cancel the bias
current errors. This done then +1.1Volts should be
applied to Vg and the trim pot located at R10 adjusted in
order to null the offset voltage seen at the CLC522's
output. If a more limited gain range is anticipated, the
above adjustments should be made at these operating
points.
Signal-Channel Nonlinearity
Signal-channel nonlinearity, SGNL, also known as integral
endpoint linearity, measures the non-linearity of an
amplifier’s voltage transfer function. The CLC522's SGNL,
as it is specified in the Electrical Characteristics table, is
measured while the gain is set at its maximum (i.e.
Vg=+1.1V). The Typical Performance Characteristics
plot labled "SGNL & Gain vs Vg" illustrates the CLC522's
SGNL as Vg is swept through its full range. As can be
seen in this plot, when the gain as reduced from AVmax ,
SGNL improves to < 0.02%(-74dB) at Vg=0 and then
degrades somewhat at the lowest gains.
Noise
Fig. 5 describes the CLC522's input-refered spot noise
density as a function of AVmax . The plot includes all the
noise contributing terms. At AVmax = 10V/V, the CLC522
has a typical input-referred spot noise density (eni) of
5.8nV/Hz. The input RMS voltage noise can be deter-
mined from the following single-pole model:
VRMS = ein1.57(3dB bandwidth)
Eq. 8
Gain Errors
Further discussion and plots of noise and the noise model
The CLC522's gain equation as theoretically expressed is provided in Application Note OA-23. Comlinear also
in Eq. 2 must include the device's error terms in order to provides SPICE models that model internal noise and
yield the actual gain equation. Each of the gain error other parameters for a typical part.
5 http://www.national.com

5 Page










PáginasTotal 8 Páginas
PDF Descargar[ Datasheet CLC522AMC.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
CLC522AMCWideband Variable-Gain AmplifierNational Semiconductor
National Semiconductor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar