DataSheetWiki


CLC016 fiches techniques PDF

National Semiconductor - Data Retiming PLL with Automatic Rate Selection

Numéro de référence CLC016
Description Data Retiming PLL with Automatic Rate Selection
Fabricant National Semiconductor 
Logo National Semiconductor 





1 Page

No Preview Available !





CLC016 fiche technique
July 1998
CLC016
Data Retiming PLL with Automatic Rate Selection
General Description
National’s Comlinear CLC016 is a low-cost, monolithic, data
retiming phase-locked loop (PLL) designed for high-speed
serial clock and data recovery. The CLC016 simplifies high-
speed data recovery in multi-rate systems by incorporating
auto-rate select (ARS) circuitry on chip. This function allows
the user to configure the CLC016 to recognize up to four dif-
ferent data rates and automatically adjust to provide accu-
rate, low-jitter clock and data recovery. A single resistor is
used to set each data rate anywhere between 40 Mbps and
400 Mbps. No potentiometers, crystals, or other external ICs
are required to set the rate.
The CLC016 has output jitter of only 130 pspp at a 270 Mbps
data rate and 0.25% fractional loop bandwidth. Low phase
detector output offset and low VCO injection combine to en-
sure that the CLC016 does not generate bit errors or large
phase transients in response to extreme fluctuations in data
transition density. The result is improved performance when
handling the pathological patterns inherent in the SMPTE
259M video industry standard.
The carrier detect and output mute functions may be used
together to automatically latch the outputs when no data is
present, preventing random transitions. The external loop fil-
ter allows the user to tailor the loop response to the specific
application needs. The CLC016 will operate with either +5V
or −5.2V power supplies. The serial data inputs and outputs,
as well as the recovered clock outputs, allow single- or
differential-ECL interfacing. The logic control inputs are TTL-
compatible.
Features
n Retimed data output
n Recovered clock output
n Auto and manual rate select modes
n Four user-configurable data rates
n No potentiometers required
n External loop bandwidth control
n Frequency detector for lock acquisition
n Carrier detect output
n Output MUTE function
n Single supply operation: +5V or −5.2V
n Low cost
Key Specifications
n Low jitter: 130 pspp @ 270 Mbps, 0.25% fractional loop
bandwidth (0.675 MHz)
n High data rates: 40 Mbps − 400 Mbps
n Low supply current: 100 mA, including output biasing
n Flexible fractional loop bandwidth: from 0.05% to 0.5%
Applications
n SMPTE 259M serial digital interfaces: NTSC/PAL, 4:2:2
component, 360 Mbps wide screen
n Serial digital video routing and distribution
n Clock and data recovery for high-speed data
transmission
n Re-synchronization of serial data for SONET/SDH, ATM,
CAD networks, medical and industrial imaging
DS100087-1
Order Number
CLC016ACQ
CLC016AJQ
Temperature
0˚C to +70˚C
–40˚C to +85˚C
Package
PLCC V28A
PLCC V28A
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
© 1998 National Semiconductor Corporation DS100087
www.national.com

PagesPages 20
Télécharger [ CLC016 ]


Fiche technique recommandé

No Description détaillée Fabricant
CLC011 Serial Digital Video Decoder National Semiconductor
National Semiconductor
CLC011 CLC011 Serial Dig Video Decoder (Rev. D) Texas Instruments
Texas Instruments
CLC011ACQ Serial Digital Video Decoder National Semiconductor
National Semiconductor
CLC011BCQ Serial Digital Video Decoder National Semiconductor
National Semiconductor

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche